<?xml version="1.0" encoding="UTF-8"?>
<?xml-stylesheet href="/stylesheet.xsl" type="text/xsl"?>
<rss version="2.0" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:atom="http://www.w3.org/2005/Atom" xmlns:sy="http://purl.org/rss/1.0/modules/syndication/" xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:itunes="http://www.itunes.com/dtds/podcast-1.0.dtd" xmlns:podcast="https://podcastindex.org/namespace/1.0">
  <channel>
    <atom:link rel="self" type="application/atom+xml" href="https://feeds.transistor.fm/microarch-club" title="MP3 Audio"/>
    <atom:link rel="hub" href="https://pubsubhubbub.appspot.com/"/>
    <podcast:podping usesPodping="true"/>
    <title>Microarch Club</title>
    <generator>Transistor (https://transistor.fm)</generator>
    <itunes:new-feed-url>https://feeds.transistor.fm/microarch-club</itunes:new-feed-url>
    <description>The art, science, and history of processor design.</description>
    <copyright>© 2024 Microarch Club</copyright>
    <podcast:guid>e943c50b-e963-580a-9423-6291c4c6edc5</podcast:guid>
    <podcast:locked owner="microarchclub@gmail.com">no</podcast:locked>
    <podcast:trailer pubdate="Mon, 12 Feb 2024 06:14:30 -0500" url="https://media.transistor.fm/ae456ec4/abf03ff1.mp3" length="3488104" type="audio/mpeg">0: Hello World</podcast:trailer>
    <language>en</language>
    <pubDate>Wed, 22 May 2024 07:07:43 -0400</pubDate>
    <lastBuildDate>Tue, 02 Dec 2025 22:32:35 -0500</lastBuildDate>
    <link>https://microarch.club</link>
    <image>
      <url>https://img.transistor.fm/NgHvvHpwsJ-_A3ygvg5D1OnHeWK-tcRIJG-MgJ_bfww/rs:fill:0:0:1/w:1400/h:1400/q:60/mb:500000/aHR0cHM6Ly9pbWct/dXBsb2FkLXByb2R1/Y3Rpb24udHJhbnNp/c3Rvci5mbS9zaG93/LzQ5NDgwLzE3MDcy/Mzc4NjgtYXJ0d29y/ay5qcGc.jpg</url>
      <title>Microarch Club</title>
      <link>https://microarch.club</link>
    </image>
    <itunes:category text="Technology"/>
    <itunes:category text="Science"/>
    <itunes:type>episodic</itunes:type>
    <itunes:author>Dan Mangum</itunes:author>
    <itunes:image href="https://img.transistor.fm/NgHvvHpwsJ-_A3ygvg5D1OnHeWK-tcRIJG-MgJ_bfww/rs:fill:0:0:1/w:1400/h:1400/q:60/mb:500000/aHR0cHM6Ly9pbWct/dXBsb2FkLXByb2R1/Y3Rpb24udHJhbnNp/c3Rvci5mbS9zaG93/LzQ5NDgwLzE3MDcy/Mzc4NjgtYXJ0d29y/ay5qcGc.jpg"/>
    <itunes:summary>The art, science, and history of processor design.</itunes:summary>
    <itunes:subtitle>The art, science, and history of processor design..</itunes:subtitle>
    <itunes:keywords>processors, computer architecture, digital logic</itunes:keywords>
    <itunes:owner>
      <itunes:name>Dan Mangum</itunes:name>
      <itunes:email>microarchclub@gmail.com</itunes:email>
    </itunes:owner>
    <itunes:complete>No</itunes:complete>
    <itunes:explicit>No</itunes:explicit>
    <item>
      <title>1000: Ben Titzer</title>
      <itunes:episode>8</itunes:episode>
      <podcast:episode>8</podcast:episode>
      <itunes:title>1000: Ben Titzer</itunes:title>
      <itunes:episodeType>full</itunes:episodeType>
      <guid isPermaLink="false">436b99ef-485f-473d-aaa6-a7a81d503a1f</guid>
      <link>https://share.transistor.fm/s/5fc1fc25</link>
      <description>
        <![CDATA[<p>Ben Titzer joins to talk about the history and future of WebAssembly, the design and implementation of V8's TurboFan optimizing compiler, and the Virgil programming language. We also discuss bringing high-level language features to constrained hardware, the V8 team's response to the Spectre and Meltdown side-channel attacks, and how to design high performance virtual machines.</p><p>Ben's Site: https://s3d.cmu.edu/people/core-faculty/titzer-ben.html</p><p>Ben on LinkedIn: https://www.linkedin.com/in/ben-l-titzer-6b78584/</p><p>Ben on Twitter: https://x.com/TitzerBL</p><p>Detailed Show Notes: https://microarch.club/episodes/1000</p>]]>
      </description>
      <content:encoded>
        <![CDATA[<p>Ben Titzer joins to talk about the history and future of WebAssembly, the design and implementation of V8's TurboFan optimizing compiler, and the Virgil programming language. We also discuss bringing high-level language features to constrained hardware, the V8 team's response to the Spectre and Meltdown side-channel attacks, and how to design high performance virtual machines.</p><p>Ben's Site: https://s3d.cmu.edu/people/core-faculty/titzer-ben.html</p><p>Ben on LinkedIn: https://www.linkedin.com/in/ben-l-titzer-6b78584/</p><p>Ben on Twitter: https://x.com/TitzerBL</p><p>Detailed Show Notes: https://microarch.club/episodes/1000</p>]]>
      </content:encoded>
      <pubDate>Wed, 22 May 2024 07:07:43 -0400</pubDate>
      <author>Dan Mangum</author>
      <enclosure url="https://media.transistor.fm/5fc1fc25/c5820eca.mp3" length="102970674" type="audio/mpeg"/>
      <itunes:author>Dan Mangum</itunes:author>
      <itunes:duration>6434</itunes:duration>
      <itunes:summary>
        <![CDATA[<p>Ben Titzer joins to talk about the history and future of WebAssembly, the design and implementation of V8's TurboFan optimizing compiler, and the Virgil programming language. We also discuss bringing high-level language features to constrained hardware, the V8 team's response to the Spectre and Meltdown side-channel attacks, and how to design high performance virtual machines.</p><p>Ben's Site: https://s3d.cmu.edu/people/core-faculty/titzer-ben.html</p><p>Ben on LinkedIn: https://www.linkedin.com/in/ben-l-titzer-6b78584/</p><p>Ben on Twitter: https://x.com/TitzerBL</p><p>Detailed Show Notes: https://microarch.club/episodes/1000</p>]]>
      </itunes:summary>
      <itunes:keywords>processors, computer architecture, digital logic</itunes:keywords>
      <itunes:explicit>No</itunes:explicit>
      <podcast:chapters url="https://share.transistor.fm/s/5fc1fc25/chapters.json" type="application/json+chapters"/>
    </item>
    <item>
      <title>111: Kay Li</title>
      <itunes:episode>7</itunes:episode>
      <podcast:episode>7</podcast:episode>
      <itunes:title>111: Kay Li</itunes:title>
      <itunes:episodeType>full</itunes:episodeType>
      <guid isPermaLink="false">eadf16c0-4849-4458-a435-35f4141c97a1</guid>
      <link>https://share.transistor.fm/s/12e0f371</link>
      <description>
        <![CDATA[<p>Kay Li joins to talk about custom hardware used in high-frequency trading, development workflows for FPGA and ASIC design, and why verification has become a bottleneck in the design process. We also discuss SiLogy, the startup Kay founded with Paul Kim to improve the design workflow, including their experience applying to and going through YCombinator, their initial target market, and how the platform could evolve over time.</p><p>Kay on LinkedIn: https://www.linkedin.com/in/kay-li-84924128b/</p><p>Kay on Twitter: https://twitter.com/silikayli</p><p>Detailed Show Notes: https://microarch.club/episodes/111</p>]]>
      </description>
      <content:encoded>
        <![CDATA[<p>Kay Li joins to talk about custom hardware used in high-frequency trading, development workflows for FPGA and ASIC design, and why verification has become a bottleneck in the design process. We also discuss SiLogy, the startup Kay founded with Paul Kim to improve the design workflow, including their experience applying to and going through YCombinator, their initial target market, and how the platform could evolve over time.</p><p>Kay on LinkedIn: https://www.linkedin.com/in/kay-li-84924128b/</p><p>Kay on Twitter: https://twitter.com/silikayli</p><p>Detailed Show Notes: https://microarch.club/episodes/111</p>]]>
      </content:encoded>
      <pubDate>Wed, 08 May 2024 08:02:12 -0400</pubDate>
      <author>Dan Mangum</author>
      <enclosure url="https://media.transistor.fm/12e0f371/c031c829.mp3" length="75102979" type="audio/mpeg"/>
      <itunes:author>Dan Mangum</itunes:author>
      <itunes:duration>4692</itunes:duration>
      <itunes:summary>
        <![CDATA[<p>Kay Li joins to talk about custom hardware used in high-frequency trading, development workflows for FPGA and ASIC design, and why verification has become a bottleneck in the design process. We also discuss SiLogy, the startup Kay founded with Paul Kim to improve the design workflow, including their experience applying to and going through YCombinator, their initial target market, and how the platform could evolve over time.</p><p>Kay on LinkedIn: https://www.linkedin.com/in/kay-li-84924128b/</p><p>Kay on Twitter: https://twitter.com/silikayli</p><p>Detailed Show Notes: https://microarch.club/episodes/111</p>]]>
      </itunes:summary>
      <itunes:keywords>processors, computer architecture, digital logic</itunes:keywords>
      <itunes:explicit>No</itunes:explicit>
      <podcast:chapters url="https://share.transistor.fm/s/12e0f371/chapters.json" type="application/json+chapters"/>
    </item>
    <item>
      <title>110: Rick Altherr</title>
      <itunes:episode>6</itunes:episode>
      <podcast:episode>6</podcast:episode>
      <itunes:title>110: Rick Altherr</itunes:title>
      <itunes:episodeType>full</itunes:episodeType>
      <guid isPermaLink="false">054aad74-31d0-417a-a75e-4d09cca7363c</guid>
      <link>https://share.transistor.fm/s/db68a213</link>
      <description>
        <![CDATA[<p>Rick Altherr joins to talk about working on hardware performance analysis tools at Apple during the PowerPC to x86 transition, building flight control software for internet satellites at Google, discovering vulnerabilities in baseboard management controllers, and much more. We also spend an extended portion of the conversation on Rick's current work in quantum computing, including comparing and contrasting with classical computing, and examining some of the challenges of interfacing with these machines today.</p><p>Rick's Site: https://www.kc8apf.net/</p><p>Rick on LinkedIn: https://www.linkedin.com/in/mxshift/</p><p>Rick on Mastodon: https://social.treehouse.systems/@mxshift</p><p>Rick on GitHub: https://github.com/mx-shift</p><p>Rick's Mentoring Sign-Up: https://calendly.com/mxshift</p><p>Detailed Show Notes: https://microarch.club/episodes/110</p>]]>
      </description>
      <content:encoded>
        <![CDATA[<p>Rick Altherr joins to talk about working on hardware performance analysis tools at Apple during the PowerPC to x86 transition, building flight control software for internet satellites at Google, discovering vulnerabilities in baseboard management controllers, and much more. We also spend an extended portion of the conversation on Rick's current work in quantum computing, including comparing and contrasting with classical computing, and examining some of the challenges of interfacing with these machines today.</p><p>Rick's Site: https://www.kc8apf.net/</p><p>Rick on LinkedIn: https://www.linkedin.com/in/mxshift/</p><p>Rick on Mastodon: https://social.treehouse.systems/@mxshift</p><p>Rick on GitHub: https://github.com/mx-shift</p><p>Rick's Mentoring Sign-Up: https://calendly.com/mxshift</p><p>Detailed Show Notes: https://microarch.club/episodes/110</p>]]>
      </content:encoded>
      <pubDate>Wed, 24 Apr 2024 07:29:23 -0400</pubDate>
      <author>Dan Mangum</author>
      <enclosure url="https://media.transistor.fm/db68a213/3d3989ab.mp3" length="131201756" type="audio/mpeg"/>
      <itunes:author>Dan Mangum</itunes:author>
      <itunes:duration>8198</itunes:duration>
      <itunes:summary>
        <![CDATA[<p>Rick Altherr joins to talk about working on hardware performance analysis tools at Apple during the PowerPC to x86 transition, building flight control software for internet satellites at Google, discovering vulnerabilities in baseboard management controllers, and much more. We also spend an extended portion of the conversation on Rick's current work in quantum computing, including comparing and contrasting with classical computing, and examining some of the challenges of interfacing with these machines today.</p><p>Rick's Site: https://www.kc8apf.net/</p><p>Rick on LinkedIn: https://www.linkedin.com/in/mxshift/</p><p>Rick on Mastodon: https://social.treehouse.systems/@mxshift</p><p>Rick on GitHub: https://github.com/mx-shift</p><p>Rick's Mentoring Sign-Up: https://calendly.com/mxshift</p><p>Detailed Show Notes: https://microarch.club/episodes/110</p>]]>
      </itunes:summary>
      <itunes:keywords>processors, computer architecture, digital logic</itunes:keywords>
      <itunes:explicit>No</itunes:explicit>
      <podcast:chapters url="https://share.transistor.fm/s/db68a213/chapters.json" type="application/json+chapters"/>
    </item>
    <item>
      <title>101: Matt Godbolt</title>
      <itunes:episode>5</itunes:episode>
      <podcast:episode>5</podcast:episode>
      <itunes:title>101: Matt Godbolt</itunes:title>
      <itunes:episodeType>full</itunes:episodeType>
      <guid isPermaLink="false">ebf9b61f-bed2-47b5-b2f9-ff6075d326ce</guid>
      <link>https://share.transistor.fm/s/6d9bc6d7</link>
      <description>
        <![CDATA[<p>Matt Godbolt joins to talk about early microprocessors, working in the games industry, performance optimization on modern x86 CPUs, and the compute infrastructure that powers the financial trading industry. We also discuss Matt's work on bringing YouTube to early mobile phones, and the origin story of Compiler Explorer, Matt's well-known open source project and website.</p><p>Matt's Site: https://xania.org/</p><p>Matt on LinkedIn: https://www.linkedin.com/in/godbolt/</p><p>Matt on X: https://twitter.com/mattgodbolt</p><p>Matt on Mastodon: https://hachyderm.io/@mattgodbolt</p><p>Matt on Bluesky: https://bsky.app/profile/mattgodbolt.bsky.social</p><p>Detailed Show Notes: https://microarch.club/episodes/101</p>]]>
      </description>
      <content:encoded>
        <![CDATA[<p>Matt Godbolt joins to talk about early microprocessors, working in the games industry, performance optimization on modern x86 CPUs, and the compute infrastructure that powers the financial trading industry. We also discuss Matt's work on bringing YouTube to early mobile phones, and the origin story of Compiler Explorer, Matt's well-known open source project and website.</p><p>Matt's Site: https://xania.org/</p><p>Matt on LinkedIn: https://www.linkedin.com/in/godbolt/</p><p>Matt on X: https://twitter.com/mattgodbolt</p><p>Matt on Mastodon: https://hachyderm.io/@mattgodbolt</p><p>Matt on Bluesky: https://bsky.app/profile/mattgodbolt.bsky.social</p><p>Detailed Show Notes: https://microarch.club/episodes/101</p>]]>
      </content:encoded>
      <pubDate>Wed, 10 Apr 2024 07:13:01 -0400</pubDate>
      <author>Dan Mangum</author>
      <enclosure url="https://media.transistor.fm/6d9bc6d7/c2e8ee4a.mp3" length="143444229" type="audio/mpeg"/>
      <itunes:author>Dan Mangum</itunes:author>
      <itunes:duration>8963</itunes:duration>
      <itunes:summary>
        <![CDATA[<p>Matt Godbolt joins to talk about early microprocessors, working in the games industry, performance optimization on modern x86 CPUs, and the compute infrastructure that powers the financial trading industry. We also discuss Matt's work on bringing YouTube to early mobile phones, and the origin story of Compiler Explorer, Matt's well-known open source project and website.</p><p>Matt's Site: https://xania.org/</p><p>Matt on LinkedIn: https://www.linkedin.com/in/godbolt/</p><p>Matt on X: https://twitter.com/mattgodbolt</p><p>Matt on Mastodon: https://hachyderm.io/@mattgodbolt</p><p>Matt on Bluesky: https://bsky.app/profile/mattgodbolt.bsky.social</p><p>Detailed Show Notes: https://microarch.club/episodes/101</p>]]>
      </itunes:summary>
      <itunes:keywords>processors, computer architecture, digital logic</itunes:keywords>
      <itunes:explicit>No</itunes:explicit>
      <podcast:chapters url="https://share.transistor.fm/s/6d9bc6d7/chapters.json" type="application/json+chapters"/>
    </item>
    <item>
      <title>100: Nathanael Huffman</title>
      <itunes:episode>4</itunes:episode>
      <podcast:episode>4</podcast:episode>
      <itunes:title>100: Nathanael Huffman</itunes:title>
      <itunes:episodeType>full</itunes:episodeType>
      <guid isPermaLink="false">8f34f068-4bc1-42a5-a03d-eebbf2c6cff4</guid>
      <link>https://share.transistor.fm/s/2c27c3df</link>
      <description>
        <![CDATA[<p>Nathanael Huffman joins to talk about the magic of FPGAs, the role they play in domains ranging from medical imaging to data centers, and how software development principles can be applied to logic design. We also discuss how Nathanael and the team at Oxide Computer Company built a new rack-scale computer while working remotely, and what exactly happens when it powers on and boots up.</p><p>Nathanael on LinkedIn: https://www.linkedin.com/in/nathanael-huffman-5128024a/</p><p>Nathanael on X: https://twitter.com/SyntheticGate</p><p>Nathanael on Mastodon: https://hachyderm.io/@SyntheticGate</p><p>Detailed Show Notes: https://microarch.club/episodes/100</p>]]>
      </description>
      <content:encoded>
        <![CDATA[<p>Nathanael Huffman joins to talk about the magic of FPGAs, the role they play in domains ranging from medical imaging to data centers, and how software development principles can be applied to logic design. We also discuss how Nathanael and the team at Oxide Computer Company built a new rack-scale computer while working remotely, and what exactly happens when it powers on and boots up.</p><p>Nathanael on LinkedIn: https://www.linkedin.com/in/nathanael-huffman-5128024a/</p><p>Nathanael on X: https://twitter.com/SyntheticGate</p><p>Nathanael on Mastodon: https://hachyderm.io/@SyntheticGate</p><p>Detailed Show Notes: https://microarch.club/episodes/100</p>]]>
      </content:encoded>
      <pubDate>Wed, 27 Mar 2024 05:59:17 -0400</pubDate>
      <author>Dan Mangum</author>
      <enclosure url="https://media.transistor.fm/2c27c3df/1761365a.mp3" length="103522795" type="audio/mpeg"/>
      <itunes:author>Dan Mangum</itunes:author>
      <itunes:duration>6466</itunes:duration>
      <itunes:summary>
        <![CDATA[<p>Nathanael Huffman joins to talk about the magic of FPGAs, the role they play in domains ranging from medical imaging to data centers, and how software development principles can be applied to logic design. We also discuss how Nathanael and the team at Oxide Computer Company built a new rack-scale computer while working remotely, and what exactly happens when it powers on and boots up.</p><p>Nathanael on LinkedIn: https://www.linkedin.com/in/nathanael-huffman-5128024a/</p><p>Nathanael on X: https://twitter.com/SyntheticGate</p><p>Nathanael on Mastodon: https://hachyderm.io/@SyntheticGate</p><p>Detailed Show Notes: https://microarch.club/episodes/100</p>]]>
      </itunes:summary>
      <itunes:keywords>processors, computer architecture, digital logic</itunes:keywords>
      <itunes:explicit>No</itunes:explicit>
      <podcast:chapters url="https://share.transistor.fm/s/2c27c3df/chapters.json" type="application/json+chapters"/>
    </item>
    <item>
      <title>11: Robert Garner</title>
      <itunes:episode>3</itunes:episode>
      <podcast:episode>3</podcast:episode>
      <itunes:title>11: Robert Garner</itunes:title>
      <itunes:episodeType>full</itunes:episodeType>
      <guid isPermaLink="false">67e9bc23-76d6-497c-9439-84a0aa591586</guid>
      <link>https://share.transistor.fm/s/aad39b24</link>
      <description>
        <![CDATA[<p>Robert Garner joins for a fascinating tour of the last 50 years of computing, told through his experiences working alongside pioneers of the industry on projects like the optical mouse, the Xerox STAR workstation, Sun Microsystems’ SPARC instruction set architecture, and many more. We also discuss Robert’s work preserving and restoring systems at the Computer History Museum, and his upcoming book on the technical history of Ethernet.</p><p>Robert on LinkedIn: https://www.linkedin.com/in/robertgarner/</p><p>Computer History Museum: https://computerhistory.org/</p><p>Detailed Show Notes: https://microarch.club/episodes/11</p>]]>
      </description>
      <content:encoded>
        <![CDATA[<p>Robert Garner joins for a fascinating tour of the last 50 years of computing, told through his experiences working alongside pioneers of the industry on projects like the optical mouse, the Xerox STAR workstation, Sun Microsystems’ SPARC instruction set architecture, and many more. We also discuss Robert’s work preserving and restoring systems at the Computer History Museum, and his upcoming book on the technical history of Ethernet.</p><p>Robert on LinkedIn: https://www.linkedin.com/in/robertgarner/</p><p>Computer History Museum: https://computerhistory.org/</p><p>Detailed Show Notes: https://microarch.club/episodes/11</p>]]>
      </content:encoded>
      <pubDate>Wed, 13 Mar 2024 07:00:59 -0400</pubDate>
      <author>Dan Mangum</author>
      <enclosure url="https://media.transistor.fm/aad39b24/333e7c04.mp3" length="107084633" type="audio/mpeg"/>
      <itunes:author>Dan Mangum</itunes:author>
      <itunes:duration>6688</itunes:duration>
      <itunes:summary>
        <![CDATA[<p>Robert Garner joins for a fascinating tour of the last 50 years of computing, told through his experiences working alongside pioneers of the industry on projects like the optical mouse, the Xerox STAR workstation, Sun Microsystems’ SPARC instruction set architecture, and many more. We also discuss Robert’s work preserving and restoring systems at the Computer History Museum, and his upcoming book on the technical history of Ethernet.</p><p>Robert on LinkedIn: https://www.linkedin.com/in/robertgarner/</p><p>Computer History Museum: https://computerhistory.org/</p><p>Detailed Show Notes: https://microarch.club/episodes/11</p>]]>
      </itunes:summary>
      <itunes:keywords>processors, computer architecture, digital logic</itunes:keywords>
      <itunes:explicit>No</itunes:explicit>
      <podcast:chapters url="https://share.transistor.fm/s/aad39b24/chapters.json" type="application/json+chapters"/>
    </item>
    <item>
      <title>10: Thomas Sohmers</title>
      <itunes:episode>2</itunes:episode>
      <podcast:episode>2</podcast:episode>
      <itunes:title>10: Thomas Sohmers</itunes:title>
      <itunes:episodeType>full</itunes:episodeType>
      <guid isPermaLink="false">69dc3c33-cee6-4af1-84da-f5a41dc6954a</guid>
      <link>https://share.transistor.fm/s/20b15fe2</link>
      <description>
        <![CDATA[<p>Thomas Sohmers joins to discuss dropping out of high school at age 17 to start a chip company, lessons from the successes and failures of past processor architectures, the history of VLIW, and the new AI hardware appliances he and his team are building at Positron AI.</p><p>Thomas on X: https://twitter.com/trsohmers</p><p>Thomas' Site: https://www.trsohmers.com/</p><p><br><strong>Show Notes</strong></p><ul><li>Welcome Thomas Sohmers (00:01:22)</li><li>Growing Up Around Computers (00:03:13)</li><li>Digging Beneath the Software (00:05:56)</li><li>Learning Python, C, and Arduino C (00:07:05) <ul><li><a href="https://www.arduino.cc/reference/en/">https://www.arduino.cc/reference/en/</a></li></ul></li><li>Learning About the Thiel Fellowship (00:07:44) <ul><li><a href="https://thielfellowship.org/">https://thielfellowship.org/</a></li></ul></li><li>Starting Research at MIT at age 14 (00:09:24)</li><li>Dropping out of High School and Starting Thiel Fellowship at age 17 (00:10:36)</li><li>MIT ISN Lab (00:11:09) <ul><li><a href="https://isn.mit.edu/">https://isn.mit.edu/</a></li></ul></li><li>Evaluating ARM Processors for High Performance Computing (00:11:28) <ul><li><a href="https://en.wikipedia.org/wiki/ARM_architecture_family">https://en.wikipedia.org/wiki/ARM_architecture_family</a></li></ul></li><li>ARM Calxeda Processor (00:11:38) <ul><li><a href="https://en.wikipedia.org/wiki/Calxeda">https://en.wikipedia.org/wiki/Calxeda</a></li><li><a href="https://www.zdnet.com/article/what-the-death-of-calxeda-means-for-the-future-of-microservers/">https://www.zdnet.com/article/what-the-death-of-calxeda-means-for-the-future-of-microservers/</a></li></ul></li><li>Scaling Out Low Power Processors for Data Center Compute (00:12:27)</li><li>Incorporating REX Computing (00:13:42) <ul><li><a href="http://rexcomputing.com/">http://rexcomputing.com/</a></li><li><a href="https://fortune.com/2015/07/21/rex-computing/">https://fortune.com/2015/07/21/rex-computing/</a></li></ul></li><li>Facebook and the Open Compute Project (00:14:18) <ul><li><a href="https://www.opencompute.org/">https://www.opencompute.org/</a></li></ul></li><li>Deciding Against Arm (00:14:49)</li><li>ARMv8 (00:15:12) <ul><li><a href="https://en.wikichip.org/wiki/arm/armv8">https://en.wikichip.org/wiki/arm/armv8</a></li></ul></li><li>Deciding to Design a New Architecture (00:16:26)</li><li>Multiflow (00:18:23) <ul><li><a href="https://en.wikipedia.org/wiki/Multiflow">https://en.wikipedia.org/wiki/Multiflow</a></li></ul></li><li>Good Architecture Ideas from the Past (00:18:35)</li><li>Thomas' Talk at Stanford (00:18:59) <ul><li><a href="https://youtu.be/ki6jVXZM2XU">https://youtu.be/ki6jVXZM2XU</a></li></ul></li><li>RISC vs. CISC Debate (00:19:37) <ul><li><a href="https://cs.stanford.edu/people/eroberts/courses/soco/projects/risc/risccisc/">https://cs.stanford.edu/people/eroberts/courses/soco/projects/risc/risccisc/</a></li></ul></li><li>SPARC Instruction Set (00:20:04) <ul><li><a href="https://en.wikipedia.org/wiki/SPARC">https://en.wikipedia.org/wiki/SPARC</a></li></ul></li><li>The Importance of History (00:20:58)</li><li>RISC Came Before CISC (00:23:08)</li><li>CDC 6600 (00:23:20) <ul><li><a href="https://en.wikipedia.org/wiki/CDC_6600">https://en.wikipedia.org/wiki/CDC_6600</a></li></ul></li><li>Load-Store Architecture (00:23:53) <ul><li><a href="https://en.wikipedia.org/wiki/Load%E2%80%93store_architecture">https://en.wikipedia.org/wiki/Load–store_architecture</a></li></ul></li><li>IBM System/360 (00:24:02) <ul><li><a href="https://en.wikipedia.org/wiki/IBM_System/360">https://en.wikipedia.org/wiki/IBM_System/360</a></li></ul></li><li>PowerPC (00:24:29) <ul><li><a href="https://en.wikipedia.org/wiki/PowerPC">https://en.wikipedia.org/wiki/PowerPC</a></li></ul></li><li>VLIW (00:25:02) <ul><li><a href="https://en.wikipedia.org/wiki/Very_long_instruction_word">https://en.wikipedia.org/wiki/Very_long_instruction_word</a></li></ul></li><li>ELI-512 and Josh Fisher (00:25:05) <ul><li><a href="https://dl.acm.org/doi/pdf/10.1145/800046.801649">https://dl.acm.org/doi/pdf/10.1145/800046.801649</a></li><li><a href="https://en.wikipedia.org/wiki/Josh_Fisher">https://en.wikipedia.org/wiki/Josh_Fisher</a></li></ul></li><li>Floating Point Systems, Inc. (FPS) (00:26:45) <ul><li><a href="https://en.wikipedia.org/wiki/Floating_Point_Systems">https://en.wikipedia.org/wiki/Floating_Point_Systems</a></li></ul></li><li>Multiflow Compiler (00:26:52) <ul><li><a href="https://www.cs.yale.edu/publications/techreports/tr364.pdf">https://www.cs.yale.edu/publications/techreports/tr364.pdf</a></li></ul></li><li>Instruction Level Parallelism (00:27:33) <ul><li><a href="https://en.wikipedia.org/wiki/Instruction-level_parallelism">https://en.wikipedia.org/wiki/Instruction-level_parallelism</a></li></ul></li><li>Intel Itanium (00:28:20) <ul><li><a href="https://en.wikipedia.org/wiki/Itanium">https://en.wikipedia.org/wiki/Itanium</a></li></ul></li><li>Itanium is not a VLIW Architecture (00:29:04)</li><li>Explicitly Parallel Instruction Computer (EPIC) (00:29:22) <ul><li><a href="https://en.wikipedia.org/wiki/Explicitly_parallel_instruction_computing">https://en.wikipedia.org/wiki/Explicitly_parallel_instruction_computing</a></li></ul></li><li>x86 and Pentium (00:30:18) <ul><li><a href="https://en.wikipedia.org/wiki/X86">https://en.wikipedia.org/wiki/X86</a></li><li><a href="https://en.wikipedia.org/wiki/Pentium">https://en.wikipedia.org/wiki/Pentium</a></li></ul></li><li>Impact of Branch Prediction and Caching on Determinism (00:31:34) <ul><li><a href="https://en.wikipedia.org/wiki/Branch_predictor">https://en.wikipedia.org/wiki/Branch_predictor</a></li><li><a href="https://en.wikipedia.org/wiki/CPU_cache">https://en.wikipedia.org/wiki/CPU_cache</a></li></ul></li><li>Why Itanium Failed (00:32:27)</li><li>REX's NEO Architecture (00:35:29) <ul><li><a href="http://rexcomputing.com/#neoarch">http://rexcomputing.com/#neoarch</a></li></ul></li><li>Hard Real-Time Determinism (00:35:41)</li><li>Scratchpad Memory (00:35:54) <ul><li><a href="https://en.wikipedia.org/wiki/Scratchpad_memory">https://en.wikipedia.org/wiki/Scratchpad_memory</a></li></ul></li><li>Removing Memory Management (TLB, MMU, etc.) (00:36:18) <ul><li><a href="https://en.wikipedia.org/wiki/Translation_lookaside_buffer">https://en.wikipedia.org/wiki/Translation_lookaside_buffer</a></li><li><a href="https://en.wikipedia.org/wiki/Memory_management_unit">https://en.wikipedia.org/wiki/Memory_management_unit</a></li></ul></li><li>ALU, FPU, and Register Files (00:37:14) <ul><li><a href="https://en.wikipedia.org/wiki/Arithmetic_logic_unit">https://en.wikipedia.org/wiki/Arithmetic_logic_unit</a></li><li><a href="https://en.wikipedia.org/wiki/Floating-point_unit">https://en.wikipedia.org/wiki/Floating-point_unit</a></li><li><a href="https://en.wikipedia.org/wiki/Register_file">https://en.wikipedia.org/wiki/Register_file</a></li></ul></li><li>Benefits of Removing Implicit Caching Layers (00:38:30)</li><li>VLIW in Signal Processing (00:39:51) <ul><li><a href="https://en.wikipedia.org/wiki/Digital_signal_processor">https://en.wikipedia.org/wiki/Digital_signal_processor</a></li></ul></li><li>VLIW Won in a Silent Way (00:40:49)</li><li>Original Reason for Hardware-Managed Caching (00:41:26)</li><li>Impact of VLIW and Software-Managed Memory on Compile Times (00:42:41) <ul><li><a href="http://www.ai.mit.edu/projects/aries/Documents/vliw.pdf">http://www.ai.mit.edu/projects/aries/Documents/vliw.pdf</a></li></ul></li><li>LLVM and Sufficiently Advanced Open Source Compilers (00:42:49) <ul><li><a href="https://llvm.org/">https://llvm.org/</a></li></ul></li><li>Apple Transition from PowerPC to x86 to Arm (00:43:31) <ul><li><a href="https://en.wikipedia.org/wiki/Mac_transition_to_Intel_processors">https://en.wikipedia.org/wi...</a></li></ul></li></ul>]]>
      </description>
      <content:encoded>
        <![CDATA[<p>Thomas Sohmers joins to discuss dropping out of high school at age 17 to start a chip company, lessons from the successes and failures of past processor architectures, the history of VLIW, and the new AI hardware appliances he and his team are building at Positron AI.</p><p>Thomas on X: https://twitter.com/trsohmers</p><p>Thomas' Site: https://www.trsohmers.com/</p><p><br><strong>Show Notes</strong></p><ul><li>Welcome Thomas Sohmers (00:01:22)</li><li>Growing Up Around Computers (00:03:13)</li><li>Digging Beneath the Software (00:05:56)</li><li>Learning Python, C, and Arduino C (00:07:05) <ul><li><a href="https://www.arduino.cc/reference/en/">https://www.arduino.cc/reference/en/</a></li></ul></li><li>Learning About the Thiel Fellowship (00:07:44) <ul><li><a href="https://thielfellowship.org/">https://thielfellowship.org/</a></li></ul></li><li>Starting Research at MIT at age 14 (00:09:24)</li><li>Dropping out of High School and Starting Thiel Fellowship at age 17 (00:10:36)</li><li>MIT ISN Lab (00:11:09) <ul><li><a href="https://isn.mit.edu/">https://isn.mit.edu/</a></li></ul></li><li>Evaluating ARM Processors for High Performance Computing (00:11:28) <ul><li><a href="https://en.wikipedia.org/wiki/ARM_architecture_family">https://en.wikipedia.org/wiki/ARM_architecture_family</a></li></ul></li><li>ARM Calxeda Processor (00:11:38) <ul><li><a href="https://en.wikipedia.org/wiki/Calxeda">https://en.wikipedia.org/wiki/Calxeda</a></li><li><a href="https://www.zdnet.com/article/what-the-death-of-calxeda-means-for-the-future-of-microservers/">https://www.zdnet.com/article/what-the-death-of-calxeda-means-for-the-future-of-microservers/</a></li></ul></li><li>Scaling Out Low Power Processors for Data Center Compute (00:12:27)</li><li>Incorporating REX Computing (00:13:42) <ul><li><a href="http://rexcomputing.com/">http://rexcomputing.com/</a></li><li><a href="https://fortune.com/2015/07/21/rex-computing/">https://fortune.com/2015/07/21/rex-computing/</a></li></ul></li><li>Facebook and the Open Compute Project (00:14:18) <ul><li><a href="https://www.opencompute.org/">https://www.opencompute.org/</a></li></ul></li><li>Deciding Against Arm (00:14:49)</li><li>ARMv8 (00:15:12) <ul><li><a href="https://en.wikichip.org/wiki/arm/armv8">https://en.wikichip.org/wiki/arm/armv8</a></li></ul></li><li>Deciding to Design a New Architecture (00:16:26)</li><li>Multiflow (00:18:23) <ul><li><a href="https://en.wikipedia.org/wiki/Multiflow">https://en.wikipedia.org/wiki/Multiflow</a></li></ul></li><li>Good Architecture Ideas from the Past (00:18:35)</li><li>Thomas' Talk at Stanford (00:18:59) <ul><li><a href="https://youtu.be/ki6jVXZM2XU">https://youtu.be/ki6jVXZM2XU</a></li></ul></li><li>RISC vs. CISC Debate (00:19:37) <ul><li><a href="https://cs.stanford.edu/people/eroberts/courses/soco/projects/risc/risccisc/">https://cs.stanford.edu/people/eroberts/courses/soco/projects/risc/risccisc/</a></li></ul></li><li>SPARC Instruction Set (00:20:04) <ul><li><a href="https://en.wikipedia.org/wiki/SPARC">https://en.wikipedia.org/wiki/SPARC</a></li></ul></li><li>The Importance of History (00:20:58)</li><li>RISC Came Before CISC (00:23:08)</li><li>CDC 6600 (00:23:20) <ul><li><a href="https://en.wikipedia.org/wiki/CDC_6600">https://en.wikipedia.org/wiki/CDC_6600</a></li></ul></li><li>Load-Store Architecture (00:23:53) <ul><li><a href="https://en.wikipedia.org/wiki/Load%E2%80%93store_architecture">https://en.wikipedia.org/wiki/Load–store_architecture</a></li></ul></li><li>IBM System/360 (00:24:02) <ul><li><a href="https://en.wikipedia.org/wiki/IBM_System/360">https://en.wikipedia.org/wiki/IBM_System/360</a></li></ul></li><li>PowerPC (00:24:29) <ul><li><a href="https://en.wikipedia.org/wiki/PowerPC">https://en.wikipedia.org/wiki/PowerPC</a></li></ul></li><li>VLIW (00:25:02) <ul><li><a href="https://en.wikipedia.org/wiki/Very_long_instruction_word">https://en.wikipedia.org/wiki/Very_long_instruction_word</a></li></ul></li><li>ELI-512 and Josh Fisher (00:25:05) <ul><li><a href="https://dl.acm.org/doi/pdf/10.1145/800046.801649">https://dl.acm.org/doi/pdf/10.1145/800046.801649</a></li><li><a href="https://en.wikipedia.org/wiki/Josh_Fisher">https://en.wikipedia.org/wiki/Josh_Fisher</a></li></ul></li><li>Floating Point Systems, Inc. (FPS) (00:26:45) <ul><li><a href="https://en.wikipedia.org/wiki/Floating_Point_Systems">https://en.wikipedia.org/wiki/Floating_Point_Systems</a></li></ul></li><li>Multiflow Compiler (00:26:52) <ul><li><a href="https://www.cs.yale.edu/publications/techreports/tr364.pdf">https://www.cs.yale.edu/publications/techreports/tr364.pdf</a></li></ul></li><li>Instruction Level Parallelism (00:27:33) <ul><li><a href="https://en.wikipedia.org/wiki/Instruction-level_parallelism">https://en.wikipedia.org/wiki/Instruction-level_parallelism</a></li></ul></li><li>Intel Itanium (00:28:20) <ul><li><a href="https://en.wikipedia.org/wiki/Itanium">https://en.wikipedia.org/wiki/Itanium</a></li></ul></li><li>Itanium is not a VLIW Architecture (00:29:04)</li><li>Explicitly Parallel Instruction Computer (EPIC) (00:29:22) <ul><li><a href="https://en.wikipedia.org/wiki/Explicitly_parallel_instruction_computing">https://en.wikipedia.org/wiki/Explicitly_parallel_instruction_computing</a></li></ul></li><li>x86 and Pentium (00:30:18) <ul><li><a href="https://en.wikipedia.org/wiki/X86">https://en.wikipedia.org/wiki/X86</a></li><li><a href="https://en.wikipedia.org/wiki/Pentium">https://en.wikipedia.org/wiki/Pentium</a></li></ul></li><li>Impact of Branch Prediction and Caching on Determinism (00:31:34) <ul><li><a href="https://en.wikipedia.org/wiki/Branch_predictor">https://en.wikipedia.org/wiki/Branch_predictor</a></li><li><a href="https://en.wikipedia.org/wiki/CPU_cache">https://en.wikipedia.org/wiki/CPU_cache</a></li></ul></li><li>Why Itanium Failed (00:32:27)</li><li>REX's NEO Architecture (00:35:29) <ul><li><a href="http://rexcomputing.com/#neoarch">http://rexcomputing.com/#neoarch</a></li></ul></li><li>Hard Real-Time Determinism (00:35:41)</li><li>Scratchpad Memory (00:35:54) <ul><li><a href="https://en.wikipedia.org/wiki/Scratchpad_memory">https://en.wikipedia.org/wiki/Scratchpad_memory</a></li></ul></li><li>Removing Memory Management (TLB, MMU, etc.) (00:36:18) <ul><li><a href="https://en.wikipedia.org/wiki/Translation_lookaside_buffer">https://en.wikipedia.org/wiki/Translation_lookaside_buffer</a></li><li><a href="https://en.wikipedia.org/wiki/Memory_management_unit">https://en.wikipedia.org/wiki/Memory_management_unit</a></li></ul></li><li>ALU, FPU, and Register Files (00:37:14) <ul><li><a href="https://en.wikipedia.org/wiki/Arithmetic_logic_unit">https://en.wikipedia.org/wiki/Arithmetic_logic_unit</a></li><li><a href="https://en.wikipedia.org/wiki/Floating-point_unit">https://en.wikipedia.org/wiki/Floating-point_unit</a></li><li><a href="https://en.wikipedia.org/wiki/Register_file">https://en.wikipedia.org/wiki/Register_file</a></li></ul></li><li>Benefits of Removing Implicit Caching Layers (00:38:30)</li><li>VLIW in Signal Processing (00:39:51) <ul><li><a href="https://en.wikipedia.org/wiki/Digital_signal_processor">https://en.wikipedia.org/wiki/Digital_signal_processor</a></li></ul></li><li>VLIW Won in a Silent Way (00:40:49)</li><li>Original Reason for Hardware-Managed Caching (00:41:26)</li><li>Impact of VLIW and Software-Managed Memory on Compile Times (00:42:41) <ul><li><a href="http://www.ai.mit.edu/projects/aries/Documents/vliw.pdf">http://www.ai.mit.edu/projects/aries/Documents/vliw.pdf</a></li></ul></li><li>LLVM and Sufficiently Advanced Open Source Compilers (00:42:49) <ul><li><a href="https://llvm.org/">https://llvm.org/</a></li></ul></li><li>Apple Transition from PowerPC to x86 to Arm (00:43:31) <ul><li><a href="https://en.wikipedia.org/wiki/Mac_transition_to_Intel_processors">https://en.wikipedia.org/wi...</a></li></ul></li></ul>]]>
      </content:encoded>
      <pubDate>Wed, 28 Feb 2024 07:35:55 -0500</pubDate>
      <author>Dan Mangum</author>
      <enclosure url="https://media.transistor.fm/20b15fe2/21387132.mp3" length="79273184" type="audio/mpeg"/>
      <itunes:author>Dan Mangum</itunes:author>
      <itunes:duration>4951</itunes:duration>
      <itunes:summary>
        <![CDATA[<p>Thomas Sohmers joins to discuss dropping out of high school at age 17 to start a chip company, lessons from the successes and failures of past processor architectures, the history of VLIW, and the new AI hardware appliances he and his team are building at Positron AI.</p><p>Thomas on X: https://twitter.com/trsohmers</p><p>Thomas' Site: https://www.trsohmers.com/</p><p><br><strong>Show Notes</strong></p><ul><li>Welcome Thomas Sohmers (00:01:22)</li><li>Growing Up Around Computers (00:03:13)</li><li>Digging Beneath the Software (00:05:56)</li><li>Learning Python, C, and Arduino C (00:07:05) <ul><li><a href="https://www.arduino.cc/reference/en/">https://www.arduino.cc/reference/en/</a></li></ul></li><li>Learning About the Thiel Fellowship (00:07:44) <ul><li><a href="https://thielfellowship.org/">https://thielfellowship.org/</a></li></ul></li><li>Starting Research at MIT at age 14 (00:09:24)</li><li>Dropping out of High School and Starting Thiel Fellowship at age 17 (00:10:36)</li><li>MIT ISN Lab (00:11:09) <ul><li><a href="https://isn.mit.edu/">https://isn.mit.edu/</a></li></ul></li><li>Evaluating ARM Processors for High Performance Computing (00:11:28) <ul><li><a href="https://en.wikipedia.org/wiki/ARM_architecture_family">https://en.wikipedia.org/wiki/ARM_architecture_family</a></li></ul></li><li>ARM Calxeda Processor (00:11:38) <ul><li><a href="https://en.wikipedia.org/wiki/Calxeda">https://en.wikipedia.org/wiki/Calxeda</a></li><li><a href="https://www.zdnet.com/article/what-the-death-of-calxeda-means-for-the-future-of-microservers/">https://www.zdnet.com/article/what-the-death-of-calxeda-means-for-the-future-of-microservers/</a></li></ul></li><li>Scaling Out Low Power Processors for Data Center Compute (00:12:27)</li><li>Incorporating REX Computing (00:13:42) <ul><li><a href="http://rexcomputing.com/">http://rexcomputing.com/</a></li><li><a href="https://fortune.com/2015/07/21/rex-computing/">https://fortune.com/2015/07/21/rex-computing/</a></li></ul></li><li>Facebook and the Open Compute Project (00:14:18) <ul><li><a href="https://www.opencompute.org/">https://www.opencompute.org/</a></li></ul></li><li>Deciding Against Arm (00:14:49)</li><li>ARMv8 (00:15:12) <ul><li><a href="https://en.wikichip.org/wiki/arm/armv8">https://en.wikichip.org/wiki/arm/armv8</a></li></ul></li><li>Deciding to Design a New Architecture (00:16:26)</li><li>Multiflow (00:18:23) <ul><li><a href="https://en.wikipedia.org/wiki/Multiflow">https://en.wikipedia.org/wiki/Multiflow</a></li></ul></li><li>Good Architecture Ideas from the Past (00:18:35)</li><li>Thomas' Talk at Stanford (00:18:59) <ul><li><a href="https://youtu.be/ki6jVXZM2XU">https://youtu.be/ki6jVXZM2XU</a></li></ul></li><li>RISC vs. CISC Debate (00:19:37) <ul><li><a href="https://cs.stanford.edu/people/eroberts/courses/soco/projects/risc/risccisc/">https://cs.stanford.edu/people/eroberts/courses/soco/projects/risc/risccisc/</a></li></ul></li><li>SPARC Instruction Set (00:20:04) <ul><li><a href="https://en.wikipedia.org/wiki/SPARC">https://en.wikipedia.org/wiki/SPARC</a></li></ul></li><li>The Importance of History (00:20:58)</li><li>RISC Came Before CISC (00:23:08)</li><li>CDC 6600 (00:23:20) <ul><li><a href="https://en.wikipedia.org/wiki/CDC_6600">https://en.wikipedia.org/wiki/CDC_6600</a></li></ul></li><li>Load-Store Architecture (00:23:53) <ul><li><a href="https://en.wikipedia.org/wiki/Load%E2%80%93store_architecture">https://en.wikipedia.org/wiki/Load–store_architecture</a></li></ul></li><li>IBM System/360 (00:24:02) <ul><li><a href="https://en.wikipedia.org/wiki/IBM_System/360">https://en.wikipedia.org/wiki/IBM_System/360</a></li></ul></li><li>PowerPC (00:24:29) <ul><li><a href="https://en.wikipedia.org/wiki/PowerPC">https://en.wikipedia.org/wiki/PowerPC</a></li></ul></li><li>VLIW (00:25:02) <ul><li><a href="https://en.wikipedia.org/wiki/Very_long_instruction_word">https://en.wikipedia.org/wiki/Very_long_instruction_word</a></li></ul></li><li>ELI-512 and Josh Fisher (00:25:05) <ul><li><a href="https://dl.acm.org/doi/pdf/10.1145/800046.801649">https://dl.acm.org/doi/pdf/10.1145/800046.801649</a></li><li><a href="https://en.wikipedia.org/wiki/Josh_Fisher">https://en.wikipedia.org/wiki/Josh_Fisher</a></li></ul></li><li>Floating Point Systems, Inc. (FPS) (00:26:45) <ul><li><a href="https://en.wikipedia.org/wiki/Floating_Point_Systems">https://en.wikipedia.org/wiki/Floating_Point_Systems</a></li></ul></li><li>Multiflow Compiler (00:26:52) <ul><li><a href="https://www.cs.yale.edu/publications/techreports/tr364.pdf">https://www.cs.yale.edu/publications/techreports/tr364.pdf</a></li></ul></li><li>Instruction Level Parallelism (00:27:33) <ul><li><a href="https://en.wikipedia.org/wiki/Instruction-level_parallelism">https://en.wikipedia.org/wiki/Instruction-level_parallelism</a></li></ul></li><li>Intel Itanium (00:28:20) <ul><li><a href="https://en.wikipedia.org/wiki/Itanium">https://en.wikipedia.org/wiki/Itanium</a></li></ul></li><li>Itanium is not a VLIW Architecture (00:29:04)</li><li>Explicitly Parallel Instruction Computer (EPIC) (00:29:22) <ul><li><a href="https://en.wikipedia.org/wiki/Explicitly_parallel_instruction_computing">https://en.wikipedia.org/wiki/Explicitly_parallel_instruction_computing</a></li></ul></li><li>x86 and Pentium (00:30:18) <ul><li><a href="https://en.wikipedia.org/wiki/X86">https://en.wikipedia.org/wiki/X86</a></li><li><a href="https://en.wikipedia.org/wiki/Pentium">https://en.wikipedia.org/wiki/Pentium</a></li></ul></li><li>Impact of Branch Prediction and Caching on Determinism (00:31:34) <ul><li><a href="https://en.wikipedia.org/wiki/Branch_predictor">https://en.wikipedia.org/wiki/Branch_predictor</a></li><li><a href="https://en.wikipedia.org/wiki/CPU_cache">https://en.wikipedia.org/wiki/CPU_cache</a></li></ul></li><li>Why Itanium Failed (00:32:27)</li><li>REX's NEO Architecture (00:35:29) <ul><li><a href="http://rexcomputing.com/#neoarch">http://rexcomputing.com/#neoarch</a></li></ul></li><li>Hard Real-Time Determinism (00:35:41)</li><li>Scratchpad Memory (00:35:54) <ul><li><a href="https://en.wikipedia.org/wiki/Scratchpad_memory">https://en.wikipedia.org/wiki/Scratchpad_memory</a></li></ul></li><li>Removing Memory Management (TLB, MMU, etc.) (00:36:18) <ul><li><a href="https://en.wikipedia.org/wiki/Translation_lookaside_buffer">https://en.wikipedia.org/wiki/Translation_lookaside_buffer</a></li><li><a href="https://en.wikipedia.org/wiki/Memory_management_unit">https://en.wikipedia.org/wiki/Memory_management_unit</a></li></ul></li><li>ALU, FPU, and Register Files (00:37:14) <ul><li><a href="https://en.wikipedia.org/wiki/Arithmetic_logic_unit">https://en.wikipedia.org/wiki/Arithmetic_logic_unit</a></li><li><a href="https://en.wikipedia.org/wiki/Floating-point_unit">https://en.wikipedia.org/wiki/Floating-point_unit</a></li><li><a href="https://en.wikipedia.org/wiki/Register_file">https://en.wikipedia.org/wiki/Register_file</a></li></ul></li><li>Benefits of Removing Implicit Caching Layers (00:38:30)</li><li>VLIW in Signal Processing (00:39:51) <ul><li><a href="https://en.wikipedia.org/wiki/Digital_signal_processor">https://en.wikipedia.org/wiki/Digital_signal_processor</a></li></ul></li><li>VLIW Won in a Silent Way (00:40:49)</li><li>Original Reason for Hardware-Managed Caching (00:41:26)</li><li>Impact of VLIW and Software-Managed Memory on Compile Times (00:42:41) <ul><li><a href="http://www.ai.mit.edu/projects/aries/Documents/vliw.pdf">http://www.ai.mit.edu/projects/aries/Documents/vliw.pdf</a></li></ul></li><li>LLVM and Sufficiently Advanced Open Source Compilers (00:42:49) <ul><li><a href="https://llvm.org/">https://llvm.org/</a></li></ul></li><li>Apple Transition from PowerPC to x86 to Arm (00:43:31) <ul><li><a href="https://en.wikipedia.org/wiki/Mac_transition_to_Intel_processors">https://en.wikipedia.org/wi...</a></li></ul></li></ul>]]>
      </itunes:summary>
      <itunes:keywords>processors, computer architecture, digital logic</itunes:keywords>
      <itunes:explicit>No</itunes:explicit>
      <podcast:chapters url="https://share.transistor.fm/s/20b15fe2/chapters.json" type="application/json+chapters"/>
    </item>
    <item>
      <title>1: Philip Freidin</title>
      <itunes:episode>1</itunes:episode>
      <podcast:episode>1</podcast:episode>
      <itunes:title>1: Philip Freidin</itunes:title>
      <itunes:episodeType>full</itunes:episodeType>
      <guid isPermaLink="false">743c1814-c864-425f-ad17-299188b5e535</guid>
      <link>https://microarch.club/episodes/1</link>
      <description>
        <![CDATA[<p>Philip Freidin joins to talk about developing a passion for electronics and computer architecture while growing up in Australia, getting started on the PDP-8, his grand plan to work on AMD bit-slice processors, and plenty more.</p><p>Philip on X: <a href="https://twitter.com/PhilipFreidin">https://twitter.com/PhilipFreidin</a></p><p>Philip’s Site: <a href="http://www.fliptronics.com/">http://www.fliptronics.com/</a></p><p><br><strong>Show Notes</strong></p><ul><li>Welcome Philip Freidin (00:01:02)</li><li>Growing up in Australia (00:03:25)</li><li>Teletype Model 33 ASR (00:07:10)<ul><li><a href="https://en.wikipedia.org/wiki/Teletype_Model_33">https://en.wikipedia.org/wiki/Teletype_Model_33</a></li></ul></li><li>Kilocore Ticks (00:09:15)</li><li>General Electric GE-235 (00:11:50)<ul><li><a href="https://en.wikipedia.org/wiki/GE-200_series">https://en.wikipedia.org/wiki/GE-200_series</a></li><li><a href="https://www.computerhistory.org/revolution/mainframe-computers/7/178/720">https://www.computerhistory.org/revolution/mainframe-computers/7/178/720</a></li></ul></li><li>Learning Fortran and Algol (00:16:03)<ul><li><a href="https://en.wikipedia.org/wiki/Fortran">https://en.wikipedia.org/wiki/Fortran</a></li><li><a href="https://en.wikipedia.org/wiki/ALGOL">https://en.wikipedia.org/wiki/ALGOL</a></li></ul></li><li>Peeling Back Abstractions (00:19:02)</li><li>Working on Hospital Electronics (00:19:51)</li><li>Making a Digital Clock at Age 14 (00:24:31)</li><li>DEC PDP-8 (00:26:26)<ul><li><a href="https://en.wikipedia.org/wiki/PDP-8">https://en.wikipedia.org/wiki/PDP-8</a></li></ul></li><li>Why DEC Used the PDP Name (00:29:40)<ul><li><a href="https://en.wikipedia.org/wiki/Programmed_Data_Processor">https://en.wikipedia.org/wiki/Programmed_Data_Processor</a></li></ul></li><li>Glass Teletypes (00:31:01)</li><li>Programming in FOCAL and Fortran (00:31:31)<ul><li><a href="https://en.wikipedia.org/wiki/FOCAL_(programming_language)">https://en.wikipedia.org/wiki/FOCAL_(programming_language)</a></li></ul></li><li>Linking and Loading with Paper Tape (00:33:27)<ul><li><a href="https://en.wikipedia.org/wiki/Punched_tape">https://en.wikipedia.org/wiki/Punched_tape</a></li></ul></li><li>DECtape (00:35:57)<ul><li><a href="https://en.wikipedia.org/wiki/DECtape">https://en.wikipedia.org/wiki/DECtape</a></li></ul></li><li>Designing a Floppy Disk Drive System for PDP-8 (00:37:01)</li><li>PDP-8 OMNIBUS Backplane (00:37:38)<ul><li><a href="https://gunkies.org/wiki/OMNIBUS">https://gunkies.org/wiki/OMNIBUS</a></li></ul></li><li>Software Support for Floppy Disk Drive (00:39:42)</li><li>OS/8 Operating System (00:40:26)<ul><li><a href="https://en.wikipedia.org/wiki/OS/8">https://en.wikipedia.org/wiki/OS/8</a></li></ul></li><li>DEC Manuals (00:43:53)<ul><li><a href="https://bitsavers.org/pdf/dec/">https://bitsavers.org/pdf/dec/</a></li></ul></li><li>The Onion Model for Abstraction (00:45:21)</li><li>Understanding Computer Architecture (00:48:29)</li><li>Moving to the PDP-11 (00:52:31)<ul><li><a href="https://en.wikipedia.org/wiki/PDP-11">https://en.wikipedia.org/wiki/PDP-11</a></li></ul></li><li>PDP-11/34 and Microcode (00:54:36)<ul><li><a href="https://gunkies.org/wiki/PDP-11/34">https://gunkies.org/wiki/PDP-11/34</a></li></ul></li><li>74181 ALU Chip (00:54:49)<ul><li><a href="https://en.wikipedia.org/wiki/74181">https://en.wikipedia.org/wiki/74181</a></li></ul></li><li>DEC VAX 11/780 (00:55:29)<ul><li><a href="https://gunkies.org/wiki/VAX-11/780">https://gunkies.org/wiki/VAX-11/780</a></li></ul></li><li>74182 Chip (00:57:55)<ul><li><a href="https://www.ti.com/lit/ds/symlink/sn54s182.pdf">https://www.ti.com/lit/ds/symlink/sn54s182.pdf</a></li></ul></li><li>Performance Optimization by Understanding Dependencies (01:00:01)</li><li>DSP and FPGAs (01:01:06)<ul><li><a href="https://en.wikipedia.org/wiki/Field-programmable_gate_array">https://en.wikipedia.org/wiki/Field-programmable_gate_array</a></li><li><a href="https://en.wikipedia.org/wiki/Digital_signal_processing">https://en.wikipedia.org/wiki/Digital_signal_processing</a></li></ul></li><li>FIR Filter (01:05:12)<ul><li><a href="https://en.wikipedia.org/wiki/Finite_impulse_response">https://en.wikipedia.org/wiki/Finite_impulse_response</a></li></ul></li><li>TMS320 (01:06:16)<ul><li><a href="https://en.wikipedia.org/wiki/TMS320">https://en.wikipedia.org/wiki/TMS320</a></li></ul></li><li>Tradeoffs Between DSP Chips and FPGAs (01:11:46)</li><li>Applications of FIR Filters (01:13:38)</li><li>FPGAs in Communication Systems (01:15:28)</li><li>Optimization Starts with Algorithms (01:16:20)</li><li>Misuse of Floating Point (01:16:55)<ul><li><a href="https://en.wikipedia.org/wiki/Floating-point_unit">https://en.wikipedia.org/wiki/Floating-point_unit</a></li></ul></li><li>Joining AMD (01:18:57)</li><li>Bit Slice (01:19:53)<ul><li><a href="https://en.wikipedia.org/wiki/Bit_slicing">https://en.wikipedia.org/wiki/Bit_slicing</a></li></ul></li><li>Intel 3002 (01:20:52)<ul><li><a href="https://www.cpu-zone.com/3002/intel3002.pdf">https://www.cpu-zone.com/3002/intel3002.pdf</a></li></ul></li><li>MMI 6701 (01:21:00)<ul><li><a href="https://www.cpushack.com/2011/03/31/cpu-of-the-day-mmi-6701-bit-slice/">https://www.cpushack.com/2011/03/31/cpu-of-the-day-mmi-6701-bit-slice/</a></li></ul></li><li>AMD Am2901 (01:22:16)<ul><li><a href="https://www.righto.com/2020/04/inside-am2901-amds-1970s-bit-slice.html">https://www.righto.com/2020/04/inside-am2901-amds-1970s-bit-slice.html</a></li></ul></li><li>Data General Eclipse MV/8000 (01:23:24)<ul><li><a href="https://en.wikipedia.org/wiki/Data_General_Eclipse_MV/8000">https://en.wikipedia.org/wiki/Data_General_Eclipse_MV/8000</a></li></ul></li><li>Mini Supercomputers (01:24:13)<ul><li><a href="https://en.wikipedia.org/wiki/Minisupercomputer">https://en.wikipedia.org/wiki/Minisupercomputer</a></li></ul></li><li>Designing first chip at age 12 (01:25:11)</li><li>RS Latch (01:28:03)<ul><li><a href="https://www.allaboutcircuits.com/textbook/digital/chpt-10/s-r-latch/">https://www.allaboutcircuits.com/textbook/digital/chpt-10/s-r-latch/</a></li></ul></li><li>74LS279 (01:28:39)<ul><li><a href="https://www.ti.com/lit/ds/symlink/sn74ls279a.pdf">https://www.ti.com/lit/ds/symlink/sn74ls279a.pdf</a></li></ul></li><li>Learning about Bit Slice (01:30:00)</li><li>R&amp;D Electronics (01:30:53)</li><li>Internal and External Applications Engineers (01:32:45)</li><li>Becoming Australia’s First Field Applications Engineer (01:36:11)</li><li>MMI Programmable Array Logic (PAL) (01:37:08)<ul><li><a href="https://en.wikipedia.org/wiki/Programmable_Array_Logic">https://en.wikipedia.org/wiki/Programmable_Array_Logic</a></li></ul></li><li>Meeting the Bit Slice Designers (01:38:03)</li><li>S-100 Bus (01:39:01)<ul><li><a href="https://en.wikipedia.org/wiki/S-100_bus">https://en.wikipedia.org/wiki/S-100_bus</a></li></ul></li><li>Teaching at University (01:39:50)</li><li>Sending Resume to AMD (01:42:27)</li><li>AMD Interview (01:43:16)</li><li>Moving to the U.S. (01:45:40)</li><li>AMD’s Secret RISC CPU (01:46:19)</li><li>Am29000 (01:50:19)<ul><li><a href="https://en.wikipedia.org/wiki/AMD_Am29000">https://en.wikipedia.org/wiki/AMD_Am29000</a></li></ul></li><li>Why RISC over CISC? (01:51:38)<ul><li><a href="https://cs.stanford.edu/people/eroberts/courses/soco/projects/risc/risccisc/">https://cs.stanford.edu/people/eroberts/courses/soco/projects/risc/risccisc/</a></li></ul></li><li>Memory is free (01:52:40)</li><li>Compiler Optimizations (01:56:36)</li><li>Mapping Instructions to Opcodes (02:00:15)</li><li>RISC-V and Fixed-Position Operands (02:01:16)</li><li>CISC Became RISC (02:03:47)</li><li>Register Windows on Am29000 (02:05:22)<ul><li><a href="https://danielmangum.com/posts/retrospective-sparc-register-windows/">https://danielmangum.com/posts/retrospective-sparc-register-windows/</a></li></ul></li><li>Texas Instruments TMS9900 (02:07:04)<ul><li><a href="https://en.wikipedia.org/wiki/TMS9900">https://en.wikipedia....</a></li></ul></li></ul>]]>
      </description>
      <content:encoded>
        <![CDATA[<p>Philip Freidin joins to talk about developing a passion for electronics and computer architecture while growing up in Australia, getting started on the PDP-8, his grand plan to work on AMD bit-slice processors, and plenty more.</p><p>Philip on X: <a href="https://twitter.com/PhilipFreidin">https://twitter.com/PhilipFreidin</a></p><p>Philip’s Site: <a href="http://www.fliptronics.com/">http://www.fliptronics.com/</a></p><p><br><strong>Show Notes</strong></p><ul><li>Welcome Philip Freidin (00:01:02)</li><li>Growing up in Australia (00:03:25)</li><li>Teletype Model 33 ASR (00:07:10)<ul><li><a href="https://en.wikipedia.org/wiki/Teletype_Model_33">https://en.wikipedia.org/wiki/Teletype_Model_33</a></li></ul></li><li>Kilocore Ticks (00:09:15)</li><li>General Electric GE-235 (00:11:50)<ul><li><a href="https://en.wikipedia.org/wiki/GE-200_series">https://en.wikipedia.org/wiki/GE-200_series</a></li><li><a href="https://www.computerhistory.org/revolution/mainframe-computers/7/178/720">https://www.computerhistory.org/revolution/mainframe-computers/7/178/720</a></li></ul></li><li>Learning Fortran and Algol (00:16:03)<ul><li><a href="https://en.wikipedia.org/wiki/Fortran">https://en.wikipedia.org/wiki/Fortran</a></li><li><a href="https://en.wikipedia.org/wiki/ALGOL">https://en.wikipedia.org/wiki/ALGOL</a></li></ul></li><li>Peeling Back Abstractions (00:19:02)</li><li>Working on Hospital Electronics (00:19:51)</li><li>Making a Digital Clock at Age 14 (00:24:31)</li><li>DEC PDP-8 (00:26:26)<ul><li><a href="https://en.wikipedia.org/wiki/PDP-8">https://en.wikipedia.org/wiki/PDP-8</a></li></ul></li><li>Why DEC Used the PDP Name (00:29:40)<ul><li><a href="https://en.wikipedia.org/wiki/Programmed_Data_Processor">https://en.wikipedia.org/wiki/Programmed_Data_Processor</a></li></ul></li><li>Glass Teletypes (00:31:01)</li><li>Programming in FOCAL and Fortran (00:31:31)<ul><li><a href="https://en.wikipedia.org/wiki/FOCAL_(programming_language)">https://en.wikipedia.org/wiki/FOCAL_(programming_language)</a></li></ul></li><li>Linking and Loading with Paper Tape (00:33:27)<ul><li><a href="https://en.wikipedia.org/wiki/Punched_tape">https://en.wikipedia.org/wiki/Punched_tape</a></li></ul></li><li>DECtape (00:35:57)<ul><li><a href="https://en.wikipedia.org/wiki/DECtape">https://en.wikipedia.org/wiki/DECtape</a></li></ul></li><li>Designing a Floppy Disk Drive System for PDP-8 (00:37:01)</li><li>PDP-8 OMNIBUS Backplane (00:37:38)<ul><li><a href="https://gunkies.org/wiki/OMNIBUS">https://gunkies.org/wiki/OMNIBUS</a></li></ul></li><li>Software Support for Floppy Disk Drive (00:39:42)</li><li>OS/8 Operating System (00:40:26)<ul><li><a href="https://en.wikipedia.org/wiki/OS/8">https://en.wikipedia.org/wiki/OS/8</a></li></ul></li><li>DEC Manuals (00:43:53)<ul><li><a href="https://bitsavers.org/pdf/dec/">https://bitsavers.org/pdf/dec/</a></li></ul></li><li>The Onion Model for Abstraction (00:45:21)</li><li>Understanding Computer Architecture (00:48:29)</li><li>Moving to the PDP-11 (00:52:31)<ul><li><a href="https://en.wikipedia.org/wiki/PDP-11">https://en.wikipedia.org/wiki/PDP-11</a></li></ul></li><li>PDP-11/34 and Microcode (00:54:36)<ul><li><a href="https://gunkies.org/wiki/PDP-11/34">https://gunkies.org/wiki/PDP-11/34</a></li></ul></li><li>74181 ALU Chip (00:54:49)<ul><li><a href="https://en.wikipedia.org/wiki/74181">https://en.wikipedia.org/wiki/74181</a></li></ul></li><li>DEC VAX 11/780 (00:55:29)<ul><li><a href="https://gunkies.org/wiki/VAX-11/780">https://gunkies.org/wiki/VAX-11/780</a></li></ul></li><li>74182 Chip (00:57:55)<ul><li><a href="https://www.ti.com/lit/ds/symlink/sn54s182.pdf">https://www.ti.com/lit/ds/symlink/sn54s182.pdf</a></li></ul></li><li>Performance Optimization by Understanding Dependencies (01:00:01)</li><li>DSP and FPGAs (01:01:06)<ul><li><a href="https://en.wikipedia.org/wiki/Field-programmable_gate_array">https://en.wikipedia.org/wiki/Field-programmable_gate_array</a></li><li><a href="https://en.wikipedia.org/wiki/Digital_signal_processing">https://en.wikipedia.org/wiki/Digital_signal_processing</a></li></ul></li><li>FIR Filter (01:05:12)<ul><li><a href="https://en.wikipedia.org/wiki/Finite_impulse_response">https://en.wikipedia.org/wiki/Finite_impulse_response</a></li></ul></li><li>TMS320 (01:06:16)<ul><li><a href="https://en.wikipedia.org/wiki/TMS320">https://en.wikipedia.org/wiki/TMS320</a></li></ul></li><li>Tradeoffs Between DSP Chips and FPGAs (01:11:46)</li><li>Applications of FIR Filters (01:13:38)</li><li>FPGAs in Communication Systems (01:15:28)</li><li>Optimization Starts with Algorithms (01:16:20)</li><li>Misuse of Floating Point (01:16:55)<ul><li><a href="https://en.wikipedia.org/wiki/Floating-point_unit">https://en.wikipedia.org/wiki/Floating-point_unit</a></li></ul></li><li>Joining AMD (01:18:57)</li><li>Bit Slice (01:19:53)<ul><li><a href="https://en.wikipedia.org/wiki/Bit_slicing">https://en.wikipedia.org/wiki/Bit_slicing</a></li></ul></li><li>Intel 3002 (01:20:52)<ul><li><a href="https://www.cpu-zone.com/3002/intel3002.pdf">https://www.cpu-zone.com/3002/intel3002.pdf</a></li></ul></li><li>MMI 6701 (01:21:00)<ul><li><a href="https://www.cpushack.com/2011/03/31/cpu-of-the-day-mmi-6701-bit-slice/">https://www.cpushack.com/2011/03/31/cpu-of-the-day-mmi-6701-bit-slice/</a></li></ul></li><li>AMD Am2901 (01:22:16)<ul><li><a href="https://www.righto.com/2020/04/inside-am2901-amds-1970s-bit-slice.html">https://www.righto.com/2020/04/inside-am2901-amds-1970s-bit-slice.html</a></li></ul></li><li>Data General Eclipse MV/8000 (01:23:24)<ul><li><a href="https://en.wikipedia.org/wiki/Data_General_Eclipse_MV/8000">https://en.wikipedia.org/wiki/Data_General_Eclipse_MV/8000</a></li></ul></li><li>Mini Supercomputers (01:24:13)<ul><li><a href="https://en.wikipedia.org/wiki/Minisupercomputer">https://en.wikipedia.org/wiki/Minisupercomputer</a></li></ul></li><li>Designing first chip at age 12 (01:25:11)</li><li>RS Latch (01:28:03)<ul><li><a href="https://www.allaboutcircuits.com/textbook/digital/chpt-10/s-r-latch/">https://www.allaboutcircuits.com/textbook/digital/chpt-10/s-r-latch/</a></li></ul></li><li>74LS279 (01:28:39)<ul><li><a href="https://www.ti.com/lit/ds/symlink/sn74ls279a.pdf">https://www.ti.com/lit/ds/symlink/sn74ls279a.pdf</a></li></ul></li><li>Learning about Bit Slice (01:30:00)</li><li>R&amp;D Electronics (01:30:53)</li><li>Internal and External Applications Engineers (01:32:45)</li><li>Becoming Australia’s First Field Applications Engineer (01:36:11)</li><li>MMI Programmable Array Logic (PAL) (01:37:08)<ul><li><a href="https://en.wikipedia.org/wiki/Programmable_Array_Logic">https://en.wikipedia.org/wiki/Programmable_Array_Logic</a></li></ul></li><li>Meeting the Bit Slice Designers (01:38:03)</li><li>S-100 Bus (01:39:01)<ul><li><a href="https://en.wikipedia.org/wiki/S-100_bus">https://en.wikipedia.org/wiki/S-100_bus</a></li></ul></li><li>Teaching at University (01:39:50)</li><li>Sending Resume to AMD (01:42:27)</li><li>AMD Interview (01:43:16)</li><li>Moving to the U.S. (01:45:40)</li><li>AMD’s Secret RISC CPU (01:46:19)</li><li>Am29000 (01:50:19)<ul><li><a href="https://en.wikipedia.org/wiki/AMD_Am29000">https://en.wikipedia.org/wiki/AMD_Am29000</a></li></ul></li><li>Why RISC over CISC? (01:51:38)<ul><li><a href="https://cs.stanford.edu/people/eroberts/courses/soco/projects/risc/risccisc/">https://cs.stanford.edu/people/eroberts/courses/soco/projects/risc/risccisc/</a></li></ul></li><li>Memory is free (01:52:40)</li><li>Compiler Optimizations (01:56:36)</li><li>Mapping Instructions to Opcodes (02:00:15)</li><li>RISC-V and Fixed-Position Operands (02:01:16)</li><li>CISC Became RISC (02:03:47)</li><li>Register Windows on Am29000 (02:05:22)<ul><li><a href="https://danielmangum.com/posts/retrospective-sparc-register-windows/">https://danielmangum.com/posts/retrospective-sparc-register-windows/</a></li></ul></li><li>Texas Instruments TMS9900 (02:07:04)<ul><li><a href="https://en.wikipedia.org/wiki/TMS9900">https://en.wikipedia....</a></li></ul></li></ul>]]>
      </content:encoded>
      <pubDate>Wed, 14 Feb 2024 07:54:30 -0500</pubDate>
      <author>Dan Mangum</author>
      <enclosure url="https://media.transistor.fm/988b2493/5565785a.mp3" length="146627977" type="audio/mpeg"/>
      <itunes:author>Dan Mangum</itunes:author>
      <itunes:duration>9160</itunes:duration>
      <itunes:summary>
        <![CDATA[<p>Philip Freidin joins to talk about developing a passion for electronics and computer architecture while growing up in Australia, getting started on the PDP-8, his grand plan to work on AMD bit-slice processors, and plenty more.</p><p>Philip on X: <a href="https://twitter.com/PhilipFreidin">https://twitter.com/PhilipFreidin</a></p><p>Philip’s Site: <a href="http://www.fliptronics.com/">http://www.fliptronics.com/</a></p><p><br><strong>Show Notes</strong></p><ul><li>Welcome Philip Freidin (00:01:02)</li><li>Growing up in Australia (00:03:25)</li><li>Teletype Model 33 ASR (00:07:10)<ul><li><a href="https://en.wikipedia.org/wiki/Teletype_Model_33">https://en.wikipedia.org/wiki/Teletype_Model_33</a></li></ul></li><li>Kilocore Ticks (00:09:15)</li><li>General Electric GE-235 (00:11:50)<ul><li><a href="https://en.wikipedia.org/wiki/GE-200_series">https://en.wikipedia.org/wiki/GE-200_series</a></li><li><a href="https://www.computerhistory.org/revolution/mainframe-computers/7/178/720">https://www.computerhistory.org/revolution/mainframe-computers/7/178/720</a></li></ul></li><li>Learning Fortran and Algol (00:16:03)<ul><li><a href="https://en.wikipedia.org/wiki/Fortran">https://en.wikipedia.org/wiki/Fortran</a></li><li><a href="https://en.wikipedia.org/wiki/ALGOL">https://en.wikipedia.org/wiki/ALGOL</a></li></ul></li><li>Peeling Back Abstractions (00:19:02)</li><li>Working on Hospital Electronics (00:19:51)</li><li>Making a Digital Clock at Age 14 (00:24:31)</li><li>DEC PDP-8 (00:26:26)<ul><li><a href="https://en.wikipedia.org/wiki/PDP-8">https://en.wikipedia.org/wiki/PDP-8</a></li></ul></li><li>Why DEC Used the PDP Name (00:29:40)<ul><li><a href="https://en.wikipedia.org/wiki/Programmed_Data_Processor">https://en.wikipedia.org/wiki/Programmed_Data_Processor</a></li></ul></li><li>Glass Teletypes (00:31:01)</li><li>Programming in FOCAL and Fortran (00:31:31)<ul><li><a href="https://en.wikipedia.org/wiki/FOCAL_(programming_language)">https://en.wikipedia.org/wiki/FOCAL_(programming_language)</a></li></ul></li><li>Linking and Loading with Paper Tape (00:33:27)<ul><li><a href="https://en.wikipedia.org/wiki/Punched_tape">https://en.wikipedia.org/wiki/Punched_tape</a></li></ul></li><li>DECtape (00:35:57)<ul><li><a href="https://en.wikipedia.org/wiki/DECtape">https://en.wikipedia.org/wiki/DECtape</a></li></ul></li><li>Designing a Floppy Disk Drive System for PDP-8 (00:37:01)</li><li>PDP-8 OMNIBUS Backplane (00:37:38)<ul><li><a href="https://gunkies.org/wiki/OMNIBUS">https://gunkies.org/wiki/OMNIBUS</a></li></ul></li><li>Software Support for Floppy Disk Drive (00:39:42)</li><li>OS/8 Operating System (00:40:26)<ul><li><a href="https://en.wikipedia.org/wiki/OS/8">https://en.wikipedia.org/wiki/OS/8</a></li></ul></li><li>DEC Manuals (00:43:53)<ul><li><a href="https://bitsavers.org/pdf/dec/">https://bitsavers.org/pdf/dec/</a></li></ul></li><li>The Onion Model for Abstraction (00:45:21)</li><li>Understanding Computer Architecture (00:48:29)</li><li>Moving to the PDP-11 (00:52:31)<ul><li><a href="https://en.wikipedia.org/wiki/PDP-11">https://en.wikipedia.org/wiki/PDP-11</a></li></ul></li><li>PDP-11/34 and Microcode (00:54:36)<ul><li><a href="https://gunkies.org/wiki/PDP-11/34">https://gunkies.org/wiki/PDP-11/34</a></li></ul></li><li>74181 ALU Chip (00:54:49)<ul><li><a href="https://en.wikipedia.org/wiki/74181">https://en.wikipedia.org/wiki/74181</a></li></ul></li><li>DEC VAX 11/780 (00:55:29)<ul><li><a href="https://gunkies.org/wiki/VAX-11/780">https://gunkies.org/wiki/VAX-11/780</a></li></ul></li><li>74182 Chip (00:57:55)<ul><li><a href="https://www.ti.com/lit/ds/symlink/sn54s182.pdf">https://www.ti.com/lit/ds/symlink/sn54s182.pdf</a></li></ul></li><li>Performance Optimization by Understanding Dependencies (01:00:01)</li><li>DSP and FPGAs (01:01:06)<ul><li><a href="https://en.wikipedia.org/wiki/Field-programmable_gate_array">https://en.wikipedia.org/wiki/Field-programmable_gate_array</a></li><li><a href="https://en.wikipedia.org/wiki/Digital_signal_processing">https://en.wikipedia.org/wiki/Digital_signal_processing</a></li></ul></li><li>FIR Filter (01:05:12)<ul><li><a href="https://en.wikipedia.org/wiki/Finite_impulse_response">https://en.wikipedia.org/wiki/Finite_impulse_response</a></li></ul></li><li>TMS320 (01:06:16)<ul><li><a href="https://en.wikipedia.org/wiki/TMS320">https://en.wikipedia.org/wiki/TMS320</a></li></ul></li><li>Tradeoffs Between DSP Chips and FPGAs (01:11:46)</li><li>Applications of FIR Filters (01:13:38)</li><li>FPGAs in Communication Systems (01:15:28)</li><li>Optimization Starts with Algorithms (01:16:20)</li><li>Misuse of Floating Point (01:16:55)<ul><li><a href="https://en.wikipedia.org/wiki/Floating-point_unit">https://en.wikipedia.org/wiki/Floating-point_unit</a></li></ul></li><li>Joining AMD (01:18:57)</li><li>Bit Slice (01:19:53)<ul><li><a href="https://en.wikipedia.org/wiki/Bit_slicing">https://en.wikipedia.org/wiki/Bit_slicing</a></li></ul></li><li>Intel 3002 (01:20:52)<ul><li><a href="https://www.cpu-zone.com/3002/intel3002.pdf">https://www.cpu-zone.com/3002/intel3002.pdf</a></li></ul></li><li>MMI 6701 (01:21:00)<ul><li><a href="https://www.cpushack.com/2011/03/31/cpu-of-the-day-mmi-6701-bit-slice/">https://www.cpushack.com/2011/03/31/cpu-of-the-day-mmi-6701-bit-slice/</a></li></ul></li><li>AMD Am2901 (01:22:16)<ul><li><a href="https://www.righto.com/2020/04/inside-am2901-amds-1970s-bit-slice.html">https://www.righto.com/2020/04/inside-am2901-amds-1970s-bit-slice.html</a></li></ul></li><li>Data General Eclipse MV/8000 (01:23:24)<ul><li><a href="https://en.wikipedia.org/wiki/Data_General_Eclipse_MV/8000">https://en.wikipedia.org/wiki/Data_General_Eclipse_MV/8000</a></li></ul></li><li>Mini Supercomputers (01:24:13)<ul><li><a href="https://en.wikipedia.org/wiki/Minisupercomputer">https://en.wikipedia.org/wiki/Minisupercomputer</a></li></ul></li><li>Designing first chip at age 12 (01:25:11)</li><li>RS Latch (01:28:03)<ul><li><a href="https://www.allaboutcircuits.com/textbook/digital/chpt-10/s-r-latch/">https://www.allaboutcircuits.com/textbook/digital/chpt-10/s-r-latch/</a></li></ul></li><li>74LS279 (01:28:39)<ul><li><a href="https://www.ti.com/lit/ds/symlink/sn74ls279a.pdf">https://www.ti.com/lit/ds/symlink/sn74ls279a.pdf</a></li></ul></li><li>Learning about Bit Slice (01:30:00)</li><li>R&amp;D Electronics (01:30:53)</li><li>Internal and External Applications Engineers (01:32:45)</li><li>Becoming Australia’s First Field Applications Engineer (01:36:11)</li><li>MMI Programmable Array Logic (PAL) (01:37:08)<ul><li><a href="https://en.wikipedia.org/wiki/Programmable_Array_Logic">https://en.wikipedia.org/wiki/Programmable_Array_Logic</a></li></ul></li><li>Meeting the Bit Slice Designers (01:38:03)</li><li>S-100 Bus (01:39:01)<ul><li><a href="https://en.wikipedia.org/wiki/S-100_bus">https://en.wikipedia.org/wiki/S-100_bus</a></li></ul></li><li>Teaching at University (01:39:50)</li><li>Sending Resume to AMD (01:42:27)</li><li>AMD Interview (01:43:16)</li><li>Moving to the U.S. (01:45:40)</li><li>AMD’s Secret RISC CPU (01:46:19)</li><li>Am29000 (01:50:19)<ul><li><a href="https://en.wikipedia.org/wiki/AMD_Am29000">https://en.wikipedia.org/wiki/AMD_Am29000</a></li></ul></li><li>Why RISC over CISC? (01:51:38)<ul><li><a href="https://cs.stanford.edu/people/eroberts/courses/soco/projects/risc/risccisc/">https://cs.stanford.edu/people/eroberts/courses/soco/projects/risc/risccisc/</a></li></ul></li><li>Memory is free (01:52:40)</li><li>Compiler Optimizations (01:56:36)</li><li>Mapping Instructions to Opcodes (02:00:15)</li><li>RISC-V and Fixed-Position Operands (02:01:16)</li><li>CISC Became RISC (02:03:47)</li><li>Register Windows on Am29000 (02:05:22)<ul><li><a href="https://danielmangum.com/posts/retrospective-sparc-register-windows/">https://danielmangum.com/posts/retrospective-sparc-register-windows/</a></li></ul></li><li>Texas Instruments TMS9900 (02:07:04)<ul><li><a href="https://en.wikipedia.org/wiki/TMS9900">https://en.wikipedia....</a></li></ul></li></ul>]]>
      </itunes:summary>
      <itunes:keywords>processors, computer architecture, digital logic</itunes:keywords>
      <itunes:explicit>No</itunes:explicit>
      <podcast:chapters url="https://share.transistor.fm/s/988b2493/chapters.json" type="application/json+chapters"/>
    </item>
    <item>
      <title>0: Hello World</title>
      <itunes:episode>1</itunes:episode>
      <podcast:episode>1</podcast:episode>
      <itunes:title>0: Hello World</itunes:title>
      <itunes:episodeType>trailer</itunes:episodeType>
      <guid isPermaLink="false">eb0ebf8a-4f8f-4fcd-8878-b9ffea678b7e</guid>
      <link>https://microarch.club/episodes/0</link>
      <description>
        <![CDATA[<p>In this introductory episode, I detail my mission and goals for the podcast. Subscribe for new episodes every other Wednesday!</p><p></p><ul><li>(00:00) - Intro</li>
<li>(03:07) - Wrap Up</li>
</ul><br><strong>Show Notes:</strong><ul><li><a href="https://danielmangum.com/posts/a-three-year-bet-on-chip-design/">"A Three Year Bet on Chip Design"</a></li></ul><p><br>More: https://microarch.club/episodes/0</p>]]>
      </description>
      <content:encoded>
        <![CDATA[<p>In this introductory episode, I detail my mission and goals for the podcast. Subscribe for new episodes every other Wednesday!</p><p></p><ul><li>(00:00) - Intro</li>
<li>(03:07) - Wrap Up</li>
</ul><br><strong>Show Notes:</strong><ul><li><a href="https://danielmangum.com/posts/a-three-year-bet-on-chip-design/">"A Three Year Bet on Chip Design"</a></li></ul><p><br>More: https://microarch.club/episodes/0</p>]]>
      </content:encoded>
      <pubDate>Mon, 12 Feb 2024 06:14:30 -0500</pubDate>
      <author>Dan Mangum</author>
      <enclosure url="https://media.transistor.fm/ae456ec4/abf03ff1.mp3" length="3488104" type="audio/mpeg"/>
      <itunes:author>Dan Mangum</itunes:author>
      <itunes:duration>215</itunes:duration>
      <itunes:summary>
        <![CDATA[<p>In this introductory episode, I detail my mission and goals for the podcast. Subscribe for new episodes every other Wednesday!</p><p></p><ul><li>(00:00) - Intro</li>
<li>(03:07) - Wrap Up</li>
</ul><br><strong>Show Notes:</strong><ul><li><a href="https://danielmangum.com/posts/a-three-year-bet-on-chip-design/">"A Three Year Bet on Chip Design"</a></li></ul><p><br>More: https://microarch.club/episodes/0</p>]]>
      </itunes:summary>
      <itunes:keywords>processors, computer architecture, digital logic</itunes:keywords>
      <itunes:explicit>No</itunes:explicit>
      <podcast:chapters url="https://share.transistor.fm/s/ae456ec4/chapters.json" type="application/json+chapters"/>
    </item>
  </channel>
</rss>
